

INSTITUT NEEL Grenoble

Topic for PhD thesis – 2018

Quantum logic gate in a silicon quantum dots array

Context : In quantum nanoelectronics, a major goal is to use quantum mechanics in order to build efficient nanoprocessors. This requires the ability to control electronic phenomena in a nanostructure at the single electron level. In this context, the electron's spin has been identified as an appropriate degree of freedom for efficient storage and manipulation of quantum information. The defined building block of this quantum computer strategy is the spin of a single electron trapped in a quantum dot. The implementation of the system as a quantum nanoprocessor resembles the classical circuit boards contained in a classical computer. In dot systems, all the basic operations of a quantum nanoprocessor have been demonstrated for GaAs spin qubits. Intense experimental effort is nowadays invested in silicon where coherence properties are the best observed so far for electron spin qubits and which offers compatibility with CMOS technology used in microelectronics.




Figure: Single-qubit operation (from Maurand et al. Nat. Comm. 2016) and scheme of an array of quantum dots as an architecture for quantum computing.

Objectives and means available: The goal of the project is to design and measure silicon architectures to perform basic quantum operations. More precisely, we will start with two electron spin qubits coupled together in an array of quantum dots. We will investigate how to measure the spin state of such system and how to implement two-Qubit logic gates. The quantum system will be designed in order to be compatible with large scale integration. All the samples will be fabricated at CEA-LETI with a state of the art Si facility to enable maximum output and reproducibility. To control and manipulate the electron spin coherently, the applicant will benefit from the long-standing expertise of the Neel-group in AlGaAs based electron spin qubits (computer control, low temperature cryogenics, low-noise electronics, Radiofrequency electronics). ATOS group led by Cyril Allouche will guide the design of the elementary spin qubit brick, with an emphasis on the modelling and simulation of quantum noise in silicon, its consequences on the execution of quantum programs, and its implications on the physical qubit architecture.

Interactions and collaborations: This work is part of a large collaborative effort between the CEA-INAC, CEA-LETI and CNRS-Institut Néel to develop and push the technology of spin qubit in silicon and investigate its potential scalability. In particular, the applicant will benefit from the collaboration with ATOS on large scale architecture with spin qubit systems with possibilities of co-supervision of CNRS and ATOS to tackle this ambitious program.

Skills and training: The experimental project relies on the knowledge accumulated in the field of few-electron quantum dots and its new implementation in Si devices. All along this project, the candidate will acquire important skills in the field of condensed matter physics: nanofabrication, cryogenics at mK, low-noise electronics, computer control...

Foreseen start for the beginning of the PhD thesis: From April 2018 to October 2018

Contacts: Matias Urdampilleta et Tristan Meunier
Institut Néel/ CNRS- Université Joseph Fourier
Matias.urdampilleta@neel.cnrs.fr
Tristan.meunier@neel.cnrs.fr
plus d'information sur : <http://neel.cnrs.fr>